Firmware Engineer – SerDes PHY (all levels)
Posted 2026-09-03 · Verified live 2026-09-19
See how your real experience scores against this role — our AI drafts an honest, verifiable resume tailor. Nothing invented, ever. You approve everything.
Get matched — join the waitlist Apply on company site ↗About this role
<h2><br><b>Company:</b></h2>Qualcomm Canada ULC<p></p><h2><b>Job Area:</b></h2>Engineering Group, Engineering Group > Software Engineering<p></p><p><u><b>General Summary:</b></u></p><p>As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Software Engineer, you will design, develop, create, modify, and validate embedded and cloud edge software, applications, and/or specialized utility programs that launch cutting-edge, world class products that meet and exceed customer needs. Qualcomm Software Engineers collaborate with systems, hardware, architecture, test engineers, and other teams to design system-level software solutions and obtain information on performance requirements and interfaces. <b>Replacement Position</b></p><p></p><p><u><b>Minimum Qualifications:</b></u></p>• Bachelor's degree in Engineering, Information Systems, Computer Science, or related field and 6+ years of Software Engineering or related work experience. <br> OR<br>Master's degree in Engineering, Information Systems, Computer Science, or related field and 5+ years of Software Engineering or related work experience.<br> OR<br>PhD in Engineering, Information Systems, Computer Science, or related field and 4+ years of Software Engineering or related work experience.<br><br>• 3+ years of work experience with Programming Language such as C, C++, Java, Python, etc.<p></p><p></p><p>We’re building the world’s most advanced SerDes PHY for use in AI data centers and beyond. The <b>Embedded Software / Firmware Team at Qualcomm</b> develops critical embedded software that powers high-performance multi-standard Serializer/Deserializer (SerDes) PHY IP used in next-generation data center, AI/ML, automotive, and compute applications. Our SerDes IPs support standards such as PCIe, Ethernet, CXL, and are integrated into SoCs, ASICs, and chiplets built by leading semiconductor companies around the world. </p><p>The firmware team owns the full embedded software stack that controls the SerDes hardware, including low-level embedded firmware, customer-facing C SDKs, demo & automation scripts, and interactive tools. As a key enabler of silicon bring-up, validation, and production deployment, we work closely with hardware, systems, DV, validation, and application teams across the product lifecycle—from early development to high-volume manufacturing. </p><p>We are looking for an experienced Firmware Engineer to lead firmware architecture, development, integration, and bring-up for our SerDes PHY portfolio. The ideal candidate has driven firmware definition, architecture, and development starting from the RTL/digital design phase with EDA tool/simulator integration, all the way through to the post-silicon phase with device-level bring-up and debug. This is a highly collaborative role: you will work with hardware, systems, and software teams to drive requirements and successful chip bring-up; with firmware and embedded software engineers to drive code re-use across the organization; and with program managers to identify and meet deadlines. This individual will be instrumental in building next-generation SERDES PHY IP and semiconductors that meet Qualcomm’s high performance and quality standards. </p><p></p><p><b>What You Can Expect</b> </p><p>Core responsibilities for the firmware team include: </p><ul><li><p>Embedded firmware running on RISC-V-based controllers that manage Qualcomm’s advanced SerDes datapaths </p></li></ul><ul><li><p>Python and C SDKs provided to internal SoC teams and external customers for SerDes bring-up, calibration, tuning, and diagnostics </p></li></ul><ul><li><p>Python-based lab tools and GUIs for interactive debug, register access, and validation </p></li></ul><ul><li><p>Build, regression, and CI infrastructure to ensure code quality and full coverage.</p></li><li><p></p></li></ul><p>You’ll play a key leadership role in delivering robust, production-quality firmware for SerDes PHY IP. You’ll help define architecture, drive features end-to-end, coordinate across cross-functional teams, and directly influence the design and usability of Qualcomm’s designs. </p><p> </p><p><b>In this position, you will be: </b></p><ul><li><p>Technical or project lead for SerDes firmware on a major IP program, working with a team (2–8 engineers) through planning, development, validation, and customer delivery </p></li></ul><ul><li><p>Owning the entire firmware lifecycle for SerDes PHY, from pre-silicon design through post-silicon validation and optimization </p></li></ul><ul><li><p>Gathering requirements, studying high-level designs, developing device interface functions, and turning small building blocks into higher-level firmware system design </p></li></ul><ul><li><p>Architecting and implementing embedded C/C++ firmware for hardware calibration, training algorithms, DSP adaptations, and link state management </p></li></ul><ul><li><p>Working with multi-functional teams — ASIC/digital design, digital verification, software, and systems engineering — to define detailed bring-up and validation requirements and meet performance goals </p></li></ul><ul><li><p>Communicating requirements and coordinating execution across multiple teams and sites </p></li></ul><ul><li><p>Translating bring-up and validation requirements into efficient C/C++ firmware code and well-structured software organization </p></li></ul><ul><li><p>Translating protocol specifications (e.g. PCIe, Ethernet, CXL, UCIe) or custom system-level requirements into internal firmware architecture and documentation </p></li></ul><ul><li><p>Developing test and debug capabilities that help guide hardware design decisions for future product iterations </p></li></ul><ul><li><p>Debugging complex lab and field issues in conjunction with hardware, applications, and validation teams, and driving low-level SW, silicon, and HW issues to root cause and closure </p></li></ul><ul><li><p>Driving multi-functional teams and partners to address integration and bring-up challenges, ensuring chips are seamlessly brought up, validated, tested, and meet product and business requirements </p></li></ul><ul><li><p>Planning and developing test cases that improve reliability and release quality for internal and external stakeholders, and ensuring they run continuously in regression </p></li></ul><ul><li><p>Working with external vendors and customers to ensure requirements are met and releases are of high quality </p></li></ul><ul><li><p>Driving and collaborating across functions to define FW milestones, plan sprints, close tickets, and deliver reliable, high-quality features </p></li></ul><ul><li><p>Implementing industry best practices and documenting firmware and hardware design specifications and decisions </p></li></ul><ul><li><p>Mentoring junior engineers, promoting team building, and driving continuous improvement in processes and techniques </p></li></ul><ul><li><p>Demonstrating full ownership of assigned systems/components, managing timelines and resolving project challenges to meet program timing </p></li></ul><ul><li><p>Staying current with advancements in the semiconductor industry and incorporating relevant innovations into our processes </p></li></ul><ul><li><p>Supporting development and silicon bring-up across Qualcomm teams and other sites </p></li></ul><p> </p><p><b>Example Problems You’ll Solve</b> </p><ul><li><p>Mentoring a junior engineer through a hard-to-reproduce PHY calibration bug seen in customer silicon </p></li></ul><ul><li><p>Developing architecture and state machines to handle multi-lane synchronization or adaptive equalization across dynamic conditions </p></li></ul><ul><li><p>Porting a high-level MATLAB or Python SerDes calibration algorithm to optimized fixed-point firmware </p></li></ul><ul><li><p>Creating a SerDes diagnostics framework accessible via both SDK and GUI </p></li></ul><ul><li><p>Using simulation environments, EDA tool integration, and FPGA emulation to validate FW behavior before tapeout </p></li></ul><ul><li><p>Building error monitoring and board/interface configuration APIs that make link health observable to SoC software teams </p></li></ul><ul><li><p>Standing up a regression suite that catches link-training regressions before a customer release ships </p></li></ul><ul><li><p>Working with IP hardware architects to influence future revisions based on field debug learnings </p></li></ul><p> </p><p><b>What We’re Looking For</b></p><ul><li><p>BS/MS in Computer Science, Electrical Engineering, Computer Engineering, or a related field </p></li></ul><ul><li><p>7+ years of experience in embedded C/C++ firmware development for hardware IP or SoCs, with strong proficiency in C/C++ and Python </p></li></ul><ul><li><p>Hands-on experience with embedded architectures such as ARM, RISC-V, or MIPS, and with low-level programming on bare metal, RTOS, BIOS/UEFI firmware, Linux kernel, or device drivers </p></li></ul><ul><li><p>Technical or team leadership experience in embedded software projects from spec to production </p></li></ul><ul><li><p>Deep understanding of microcontroller architecture (RISC-V a plus), memory-mapped registers, ISRs, and boot flows </p></li></ul><ul><li><p>Systems mindset and experience developing SW/FW to control analog, digital, and mixed-signal circuits </p></li></ul><ul><li><p>Experience with SerDes, Ethernet, PCIe, CXL, or D2D/UCIe/chiplet products and communication systems </p></li></ul><ul><li><p>Strong lab debug skills, working directly on silicon with scopes, JTAG debuggers, I2C/SPI tools, analyzers, and custom tooling, including bring-up and diagnostics of high-speed signals </p></li></ul><ul><li><p>Familiarity with industry-standard EDA tools and methodologies used for digital verification, and with HDLs such as Verilog and SystemVerilog </p></li></ul><ul><li><p>Familiarity with git and modern software development methodologies </p></li></ul><ul><li><p>Excellent organizational and communication skills, a willingness to learn, and the ability to collaborate across functions and geographies </p></li></ul><p> </p><p><b>Preferred Experience:</b> </p><ul><li><p>Knowledge of SerDes and high-speed IO standards (PCIe, Ethernet, UCIe, CXL, etc.) </p></li></ul><ul><li><p>Experience with calibration algorithms, signal conditioning, and adaptive feedback control in hardware </p></li></ul><ul><li><p>Experience in silicon bring-up and post-silicon debug </p></li></ul><ul><li><p>Experience in pre-silicon firmware development (DV, emulation, etc.) </p></li></ul><ul><li><p>Knowledge of RTOS or bare-metal FW architectures, including embedded Linux development, Buildroot/Yocto, and RTOSes such as Zephyr and FreeRTOS </p></li></ul><ul><li><p>Knowledge of peripherals and protocols such as 1G/10G Ethernet, DDR, I2C, SPI/QSPI, MIPI/CSI, GMSL, A2B</p></li></ul>
One of thousands of fresh listings refreshed nightly, built for cleared & defense careers.
Browse all jobs